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Abstract
The scaling of a non-planar super-junction (SJ) Si MOSFET based on SOI
technology for low voltage rating applications (below 50 V ) requires a sub-
sequent optimisation of SJ unit. The scaling and the SJ optimisation are
carried out with physically based commercial TCAD device simulations by
Silvaco. The study is based on a meticulous calibration of drift-diffusion sim-
ulations against experimental characteristics of a 1 µm gate length SJ multi-
gate MOSFET (SJ-MGFET) aiming at improving density, switching speed,
drive current, breakdown voltage (BV), and specific on-resistance (Ron,sp).
We investigate scaling of the device architecture to improve the device per-
formance by optimizing doping profile to achieve an avalanche-enabled device
under a charge balanced condition. The optimised SJ-MGFETs scaled by a
factor of 0.5 and 0.25, with a folded alternating U-shaped n/p-SJ drift region
pillar of a width of 0.3 µm and a trench depth of 2.7 µm, achieve a low spe-
cific on-resistance (Ron,sp) of 7.68 mΩ.mm
2 and 2.24 mΩ. mm2 (VGS = 10 V )
and BV of 48 V and 26 V , respectively. The scaled 0.5 µm and 0.25 µm
gate length SJ-MGFETs offer a transconductance (gm) of 20 mS/mm and
56 mS/mm at a drain voltage of 0.1 V , respectively, greatly improving the
levels of integration in a CMOS architecture.
Keywords: Super-junction (SJ), silicon-on-insulator (SOI) power
MOSFETs, short-channel effect (SCE), breakdown voltage (BV), specific
on-resistance (Ron,sp).
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1. Introduction
Technological improvement in the CMOS architecture design has resulted
in the scaling of Power Integrated Circuit (PIC) devices aiming at improving
physical density of transistors per chip area, switching speed and power capa-
bility. The dimension of VLSI chip is reduced by a factor of 0.7 in each tech-
nology generation, thereby ensuring more chips per wafer and greatly reduced
overall cost of VLSI [1]. The complementary advantage of device dimension
reduction ensures that the drive current increases linearly as channel length
decreases, and switching losses decrease as the gate capacitance decreases.
In order to sustain these two benefits simultaneously and not compromising
other parameters, the overall device dimension has to be scaled down rather
than the physical channel length only [2]. Scaling of LDMOS (Lateral Dou-
ble Diffused MOSFETs) technology based on super-junction (SJ) concept
has ensured a high transconductance with improved frequency response and
a low specific on-resistance (Ron,sp) for applications such as power manage-
ment, domestic and office electronics appliances, automotive, military, and
industrial control [3]. The two dimensional (2-D) effects of scaling of the
gate oxide thickness (tox), buried oxide (BOX) and silicon thickness in short-
channel (SC) ultrathin SOI MOSFETs for better suppression of junction
leakage current and power has been reported [4, 5]. However, the scaling
theory applicable to bulk MOSFETs and single-gate MOSFETs cannot be
fully implemented in SJ multi-gate SOI MOSFETs, because of the disparity
in the distributions of electric field as a result of the asymmetric SJ device
doping profile [6, 7, 8].
In this work, we examine the three dimensional (3-D) effects of transistor
scaling by a factor S of non-planar SJ silicon MOSFET technology to be
used as integrated power transistors with applications in power amplifiers
and switching. We show that the scaling requires a subsequent optimisa-
tion of the SJ unit. The scaling and the SJ optimisation of a non-planar
SJ silicon MOSFET is performed by physically based 3-D TCAD simula-
tions [9]. We have reported the calibrated and optimised SJ-MGFET [10],
based on the experimental characteristics of non-planar lateral SJ multi-
gate MOSFET (SJ-MGFET) fabricated within a silicon-on-insulator (SOI)
technology [11] by reproducing its I-V characteristics and the breakdown
voltage (BV). The experimental characteristics are analysed with a different
drift-diffusion (DD) transport approach in the simulation to achieve a better
calibration aiming at reducing the device dimension and improve major de-
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vice figures-of-merit (FoM) including drive current, switching capability, BV,
and specific on-resistance (Ron,sp). The structure of the paper is as follows:
Section II describes the concept, structure and main characteristics of the
SJ-MGFET device, Section III the TCAD simulation methods. Section IV
discusses scaling approach, results, device performance, and device design
optimisation. Section V summarises the main conclusions of this work.
2. Device Structure of the SJ-MGFET
The investigated SJ-MGFETs have a complex 3-D design permitted by a
non-planar technology [12] with an embedded deep trench gate and heavily
doped alternating U-shaped n-type and p-type doping pillars forming a SJ
drift region length of Ldrift with a pillar height of dn−pillar [11]. The whole
transistor structure is grown on a buried oxide layer to mitigate the effect
of substrate-assisted depletion (SAD) [13, 14, 15]. This silicon-on-insulator
(SOI) SJ-MGFET has a 1 µm gate length (Lgate) with a 0.5 µm channel
(Lch) length underneath. The gate is deep trenched to create a top surface
with a width of Wtop and a trench side wall of Wside width to enclosure
the channel (non-planar technology). This embedded trench gate structure
ensures reduction of the channel resistance and redistribution of electron
current crowding under the gate, near the peak of the n-pillar in a SJ unit. We
have carefully investigated the trench gate depths in the structure, ranging
from 1.5 µm - 3.0 µm in a step of 0.3 µm, and observed that the difference
in the doping concentration of the SJ n– and p–pillars becomes smaller as
the trench depth is increased [16]. To have an effective conducting pathway
to the SJ drift region, Wtop and Wside of 0.6 µm and 2.7 µm are chosen in
this study. Deep trenched source and drain contacts provide an effective 3-D
uniform current density distribution in the n–pillar region with a deep trench
isolation (DTI) separating each SJ unit. The doping concentration of n– and
p–pillars are expressed as nn and np, respectively, with their corresponding
widths referred to as Wn and Wp.
The schematic of the device simulation domain is illustrated in Fig. 1 show-
ing the 3-D geometry of the investigated 1µm gate length SJ-MGFET having
a width of 200 µm and a drift length of 3.5 µm, respectively. Fig. 2 shows
cross-sectional views defined in Fig. 1 as follows: (a) the 2-D structure of
the 1 µm gate length SJ-MGFETs having Lch = 0.5 µm and Ldrift = 3.5 µm
with source and drain contact lengths of 1.0 µm and 1.5 µm, respectively,
along a A - A′ cutline at the middle of the n-pillar in the SJ unit; (b) the 2-D
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Figure 1: 3-D geometry of the investigated 1 µm gate length SJ-MGFET.
structure at a B - B′ cutline, midpoint of the gate length in Fig. 1 showing a
formation of the Wtop and Wside enclosure, with Wtop = 2Wn, by the embed-
ded deep trench gate structure in the p-body region of the device; (c) the 2-D
structure of the scaled 0.5 µm gate length SJ-MGFET having Lch = 0.25 µm,
and Ldrift = 1.75 µm with source and drain contact lengths of 0.5 µm and
0.75 µm, respectively, along a cutline at the middle of the n-pillar in the SJ
unit; (d) the 2-D structure of the scaled 0.25 µm gate length SJ-MGFETs
having Lch = 0.125 µm, and Ldrift = 0.875 µm with source and drain contact
lengths of 0.25 µm and 0.375 µm, respectively, along a cutline at the centre
of the n-pillar in the SJ unit.
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(a) Cross section: A - A′ (b) Cross section: B - B′
(c) 2-D lateral view of the 0.5 µm gate
length SJ-MGFET.
(d) 2-D lateral view of the 0.25 µm gate
length SJ-MGFET.
Figure 2: The cross-sectional views at the indicated locations in the investigated 1 µm
gate length SJ-MGFET and pictorial view of the proposed 0.5 µm and 0.25 µm gate length
SJ-MGFETs.
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We have carefully examined different scaling approaches in all dimensions
of the 3-D device structure. We observe that a scaling of the device verti-
cally (along z-axis) will degrade its trench-gate design because Wside of the
trench gate structure accounts for about 75% of the SOI body [16, 17]. A
narrowing down the buried oxide (BOX) and the p-substrate thickness will
induce a junction leakage current, degrade the current during self-heating,
and increase the effect of substrate-assisted depletion (SAD) [13, 18]. Scaling
the structure along x-axis will minimise the widths (Wn and Wp) of the SJ
n– and p– pillars. However, the channel resistance, which play a crucial role
in low voltage applications, becomes comparable to the drift resistance as a
result of the minimum pillar width in the SJ drift region becoming similar to
the built-in depletion region. This limits the reduction of the on-resistance
due to a minimum pillar width/height ratio in the SJ unit [19]. Conse-
quently, design variations of the SJ transistor n– and p– pillar widths are
technologically limited [16, 20].
The scaling down of the 1.0 µm gate length SJ-MGFET structure lat-
erally (along the y-axis) by scaling the channel length, the gate length, the
gate oxide thickness, and the SJ drift unit length by a factor S to shrink the
gate length of 1.0 µm to 0.5 µm and 0.25 µm is examined in our simulations.
Here, we aim to improve a major device figures-of-merit (FoM) including
drive current, switching capability, BV and specific on-resistance (Ron,sp).
In the simulations, a large channel doping is employed in the scaled down
structures in order to minimise the maximum depletion-layer width (Wdm)
and suppress short-channel effects (SCE) [21, 22, 23]. However, this has an
adverse effect on the input capacitance due to an increase in threshold volt-
age (Vth) associated with a high channel doping. To maintain electrostatic
integrity of the channel potential by the gate, we reduce the gate oxide thick-
ness by the same factor S of 0.5 and 0.25 to compensate for a loss of gate
capacitance. The peak doping concentrations in p-type substrate and n-type
source/drain contact are 1.0×1015 cm−3, and 1.0×1020 cm−3, while Wn and
Wp are of equal widths of 0.3 µm, respectively.
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3. 3-D TCAD Simulations of the SJ-MGFET
The study is carried out with a 3-D commercial device simulator Atlas
by Silvaco [9] using a drift-diffusion (DD) transport model. We incorporated
the classical DD model which includes Caughey-Thomas electron mobility
(ANALYTIC) model, parallel electric field dependence (FLDMOB) model
along with Shockley-Read-Hall (SRH) recombination. The Caughey-Thomas
electron mobility model [24] is given by:
µe =
µ1( TL
300K
)αe
+
µ2
(
TL
300K
)βe − µ1 ( TL300K )αe
1 +
(
TL
300K
)γe ( N
Ncrit
)δe
 (1)
where µe is the doping and temperature dependent at a low field electron
mobility, while µ1 and µ2 are the first and second term mobility components,
Ncrit is the electron concentration between µ1 and µ2. N is the total impurity
concentration, TL is the lattice temperature, and αe, βe, γe, and δe are doping
and temperature coefficients. We have used the following electron mobility
parameters: µ1 = 55.24 cm
2/V.s, µ2 = 1429.23 cm
2/V.s, Ncrit = 1.072×1017
cm−3, αe = 0.0, βe = −2.3, γe = −3.8, δe = 0.73. All these are default pa-
rameters for the Caughey-Thomas mobility model in Atlas [24]. The parallel
electric field dependence model [24] can be expressed as:
µe(E) = µ1
 1
1 +
(
µ1E
vSATn
)βex

1
βex
(2)
vSATn =
 αex
1 + θ
(
TL
TNOMn
)
ex
 (3)
where vSATn is the saturation velocity for electron, µ1 is the first term low-field
electron mobility, E is the parallel electric field, TL is the lattice temperature,
while βex, αex, θex, and TNOMn are doping and temperature coefficient param-
eters specified as βex = 2.0, αex = 2.4× 107, θex = 0.8, and TNOMn = 600 [9].
Selberherr impact ionization model [25] used in our simulations examines the
effect of charge imbalance of a doping concentration in n– and p– pillars of
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the SJ unit on BV when the device is in off-state. The model is based on the
expression given by:
αn = An exp
[
−
(
Bn
E
)βn]
(4)
where E is the electric field in the direction of current flow at a particular
position in the device. An, Bn, and βn are material parameters defined as
7.03 × 105 cm−1, 1.231 × 106 V/cm and 1.0 [9].
We analyse transfer (ID-VGS) and output (ID-VDS) characteristics of the
SJ-MGFETs scaled down to 0.5 µm and 0.25 µm gate length. Finally, the
doping profile and the 3-D geometry of the SJ-MGFET is optimised to im-
prove the frequency response, drive current, BV, and specific on-resistance
(Ron,sp).
4. Scaling Approach and Structure Optimisation of the Scaled down
SJ-MGFET
Figure 3 (a) compares transfer characteristics (ID-VGS) of the experimen-
tal [11] and calibrated drift-diffusion simulations at a drain bias (VDS) of
0.1 V . The simulation is in excellent agreement with experimental behaviour
having a maximum error of approximately 0.5%, also exhibiting a typical
transistor switching characteristics before reaching a saturation point. A
threshold voltage of approximately 2.0 V was obtained at a drain bias of
0.1 V by interpolating the linear region of the ID-VGS characteristics with
a drain current normalised per width of the non-planar transistor in order
to be able to make a fair comparison with the planar SJ-MOSFET technol-
ogy. Fig. 3 (b) shows the effect of charge imbalance in the SJ unit on the
BV during off-state. The charge balance condition tends to shift toward the
highly doped acceptor side for each dose variation in the p-pillar region [10].
This is a result of the volumetric difference between the p-pillar and the
n-pillar in the SJ region and the substrate-assisted depletion (SAD) effect.
A breakdown of 65 V is obtained for Wside = 2.7 µm, and Ldrift= 3.5 µm
which corresponds to an average lateral electric field of 18.6 V/µm. In order
to prevent a weak electrostatic integrity in the 0.5 µm and 0.25 µm gate
length (Lgate) SJ-MGFETs, we optimise the doping profile aiming at achiev-
ing a maximum drive current, a minimum leakage current and improve the
avalanche capabilities of the scaled devices.
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Figure 3: (a) Transfer (ID-VGS) characteristics of the SJ-MGFET showing a comparison
between the experiment [11] and the simulations at VDS = 0.1 V with Lgate = 1.0 µm,
Ldrift = 3.5 µm, Wside = 2.7 µm , and W = 200 µm. (b) The effect of charge imbalance
on BV in SJ-MGFET with Wside = 2.7 µm, Ldrift = 3.5 µm and Wn = Wp = 0.3 µm
during the off-state.
Ideally, in transistor technology, the threshold voltage decreases with de-
creasing channel length. However, in order to offset this threshold voltage de-
crease and control SCE, the channel doping is increased from 2.5×1017 cm−3
to 1.0×1018 cm−3 in the 0.5 µm gate length SJ-MGFET. This doping in-
crease will also improve avalanche capability of the depleted SJ drift region
during off-state. The thickness of the gate oxide (tox) is also reduced from
35 nm to 18 nm to increase the input capacitance.
Figure 4 (a) shows transfer characteristics (ID-VGS) of the optimised
0.5 µm gate length SJ-MGFET at VDS of 0.1 V with a threshold voltage
of 2.0 V . At VGS of 15.0 V with VDS = 0.1 V , a saturation drain current of
38 mA/mm is obtained, resulting in 30% increase when compared with the
current reported in an experimental device [11].
9
Figure 4 (b) shows the output characteristics (ID-VDS) of the 0.5 µm gate
length SJ-MGFET. The device exhibits a good current saturation with flat
output response at a large range of operational gate voltages. A saturation
drain current over 740 mA/mm at VGS of 10 V with VDS = 20 V is extracted.
Figure 4: (a) Transfer (ID-VGS) characteristics of the optimised 0.5 µm gate length SJ-
MGFET at VDS = 0.1 V with Ldrift = 1.75 µm and trench depth (Wside) of 2.7 µm. (b)
Output (ID-VDS) characteristics of the 0.5 µm Lgate SJ-MGFET with Ldrift = 1.75 µm,
Wside = 2.7 µm, and W = 2.46 µm at indicated gate voltages in a step of 2.0 V .
Figure 5 (a) illustrates the relationship between the BV and the p-pillar
doping concentration during charge imbalance in the SJ unit of the 0.5 µm
gate length SJ-MGFET when the device is in off-state. The asymmetry of
the SJ unit, as a result of the cross-sectional area of the n-pillar (An) being
larger than that of the p-pillar (Ap) Fig. 1; causes charge imbalance to occur
in the device irrespective of the scaling factor. In order for the SJ unit to
sustain a maximum voltage and achieve a fully depleted drift region before
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a breakdown, the total charge (Q) has to satisfy the relation [19]:
Q < εs
(
EC
q
)
(5)
where EC is the critical electric field of silicon, εs is the permittivity of
silicon and q is the elementary charge. The SJ-MGFET scaled down to
0.5 µm Lgate will undergo avalanche breakdown at the junction between p-
body and n-pillar with a breakdown of 48 V , which corresponds to an average
lateral electric field of 27.5 V/µm for Lch = 0.25 µm, and Ldrift = 1.75 µm.
Figure 5 (b) shows ID-VDS characteristics used to determine a BV when the
optimised SJ-MGFET scaled down to Lgate = 0.5 µm, and Lch = 0.25 µm
is off during impact ionisation.
Figure 5: (a) The effect of charge imbalance on the BV in the SJ-MGFET scaled down to
0.5 µm Lgate with Wside = 2.7 µm, Ldrift = 1.75 µm and Wn = Wp = 0.3 µm during the
off-state. (b) The BV during off-state under a charge balance for the SJ-MGFET scaled
down to Lgate = 0.5 µm, and Lch = 0.25 µm.
The SJ-MGFET scaled by a factor S of 0.25 has a channel length of
Lch = 0.125 µm, a gate length of Lgate = 0.25 µm, and a length of the drift
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region, Ldrift = 0.875 µm. An oxide thickness (tox) of 35 nm reduced by a
factor S = 0.25 scales to 9 nm in order to maintain gate electrostatic integrity.
This will also compensate for the effect of lowering Vth due to the narrowing
of channel length and suppress the SCE. In addition, the channel doping is
increased from 2.5×1017 cm−3 to 1.0×1019 cm−3 to prevent a punch-through
in the structure.
Figure 6 (a) shows transfer characteristics (ID-VGS) of the optimised SJ-
MGFET scaled down to 0.25 µm Lgate with an extracted threshold voltage of
3.9 V at VDS of 0.1 V . A saturation drain current of 72 mA/mm is achieved
at VGS of 15.0 V and VDS = 0.1 V , which corresponds to 63% increase when
compared with the current reported in experimental device [11]. Figure 6 (b)
Figure 6: (a) Transfer (ID-VGS) characteristics of the optimised SJ-MGFET scaled down
to 0.25 µm Lgate at VDS = 0.1 V with Ldrift = 0.875 µm and trench depth (Wside) of
2.7 µm. (b) Output (ID-VDS) characteristics of the SJ-MGFET scaled down to 0.25 µm
Lgate with Ldrift = 0.875 µm, Wside = 2.7 µm, and W = 2.46 µm at indicated gate voltages
in a step of 2.0 V .
shows output characteristics (ID-VDS) of the 0.25 µm gate length SJ-MGFET
at various gate voltages in a step of 2.0 V . The ID-VDS characteristics show
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a current saturation up to an elevated VGS of 6.0 V . Above VGS = 6.0 V ,
the vertical electric field from the gate bias increases with the drain bias
increase causing a channel resistance and a drain current to be strongly
dependent on the drain voltage. This strong dependence is specific to a SJ
structure because current flows only through the n-pillar. An elevated drain
voltage will cause a voltage drop across a narrow depletion region between the
channel end and the n-pillar resulting in a shortening of the channel length.
This generates a high electric field in the shortened channel leading to the
increase in the drain current with a higher drain voltage. We observe that
the drain current increases in the ID-VDS characteristics with increasing of
VGS compared to the 1 µm gate length device structure with a thicker oxide.
However, despite a strengthening of a gate control by the oxide thickness
reduction and aggressive doping in the channel, SCE occur in the scaled
0.25 µm gate length device, especially at higher VGSs. This is partially a
result of increasing effect of the drain induced barrier lowering (DIBL) at
very large applied drain voltages [26, 27, 28].
The dependence of BV on the p-pillar doping concentration during charge
imbalance is plotted in Figure 7 (a) for the SJ-MGFET scaled down to the
0.25 µm gate length, when the device is in off-state. Figure 7 (b) illustrates
determination of a BV of 26 V from ID-VDS characteristics for the 0.25 µm
gate length SJ-MGFET during the off-state. An average lateral electric field
in a drift region (see Fig. 1) of the 0.25 µm gate length SJ-MGFET defined
by Ldrift = 0.875 µm is approximately 30 V/µm at a BV of 26 V . We have
observed that varying the doping concentration in the SJ unit has a less effect
on the BV because there is an optimal doping concentration limit per unit
volume upon which the device can be optimised. Figure 8 shows the lateral
electric field distributions at the surfaces of the devices with Lgate of 1.0 µm,
0.5 µm, and 0.25 µm, respectively during the off-state under charge balance
condition along the C - C′ cutline. The electric field distribution along the C
- C′ cutline (the line defined along the junction between n– and p–pillars as
defined in Fig. 1) is the field at 10 nm below the surface, from the source to
the drain, during the off-state under the charge balance condition. The figure
exhibits two peak electric fields at the gate edge and the p− pillar/n+ drain
junction in SJ-MGFETs with (a) Lch = 0.125 µm, Lgate = 0.25 µm, and
Ldrift = 0.875 µm, (b) Lch = 0.25 µm, Lgate = 0.5 µm, and Ldrift = 1.75 µm,
and (c) Lch = 0.5 µm, Lgate = 1.0 µm, and Ldrift = 3.5 µm.
The device avalanche breakdown occurred at the junction between the
p-body and the n-pillar when electric field in all the three structures reaches
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Figure 7: (a) A relationship between the BV and the p-pillar doping concentration during
charge imbalance in the SJ unit when the device is scaled down to 0.25 µm Lgate with
Wside = 2.7 µm, Ldrift = 0.875 µm and Wn = Wp = 0.3 µm during the off-state. (b) The
BV during the off-state under a charge balance for the optimised SJ-MGFET scaled down
to Lgate = 0.25 µm, and Lch = 0.125 µm.
a critical value, EC , of approximately 5.5×105 V/cm. We have observed that
surface electric field in the drift region (defined by the end of the channel
and the beginning of the n-type drain doping) in each structure is relatively
uniform and increases as the length of the drift region decreases. This implies
that for an higher BV, more space is required for the electric field to be
deployed.
A gate capacitance (CG) as a function of the gate bias for the three
scaled device structures is shown in Fig. 9. During the on-state, with the
gate reverse biased, the p-body situated closer to the gate is switched on
to accumulation mode which is the most pronounced in a structure with the
thinnest gate oxide while at the same time maintains the n-pillar in inversion
mode. When the gate is forward biased, the p-body area changes to inversion
mode and the n-pillar switches to accumulation mode. We observe that the
14
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Figure 8: Lateral electric field distribution at the surface of the drift region along the C−C ′
cutline defined along the junction between the n– and the p–pillars in Fig. 1 during the
off-state under the charge balance condition (a) in the SJ-MGFET with Lch = 0.125 µm,
Lgate = 0.25 µm, and Ldrift = 0.875 µm at VGS = 0 V and VDS = 26 V , (b) in the
SJ-MGFET with Lch = 0.25 µm, Lgate = 0.5 µm and Ldrift = 1.75 µm at VGS = 0 V
and VDS = 48 V , and (c) in the SJ-MGFET with Lch = 0.5 µm, Lgate = 1.0 µm, and
Ldrift = 3.5 µm at VGS = 0 V and VDS = 65 V .
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Figure 9: Gate capacitance plotted as a function of gate-source voltage VGS, at a small
signal AC analysis of 1 MHz for (a) the 1.0 µm gate length SJ-MGFET having a channel
length of 0.5 µm and a drift region length of 3.5 µm, (b) the 0.5 µm gate length SJ-
MGFET having a channel length of 0.25 µm and a drift region length of 1.75 µm, and
(c) the 0.25 µm gate length SJ-MGFET having a channel length of 0.125 µm and a drift
region length of 0.875 µm.
0.25 µm gate length SJ-MGFET has the most elongated penetration of the
drain-to-channel depletion layer under the gate because of the shortest Lch
and the thinnest tox. An overall CG of approximately 0.01 pF, 0.02 pF, and
0.04 pF is achieved in conformity with the scaling ratio of 1 : 0.5 : 0.25,
respectively. Fig. 10 depicts the dependence of output (Coss) and reverse
transfer (Crs) capacitances on the drain voltage (VDS) by performing three-
dimensional numerical simulations with an A.C signal at 1 MHz. A non-
linearity of the output and the reverse transfer capacitances (Coss and Crs)
can be seen as a result of their strong dependence on the depletion width,
in which the drain voltage plays a dominant factor. We observe that, as
the drain voltage increases in the three device structures, the gate-drain
capacitance (Cgd) plays a major role in a total effect of Coss in the devices.
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Figure 10: The dependence of Coss, Crss and Cds on VDS at a small signal A.C analysis of
1 MHz for (a) the 1.0 µm gate length SJ-MGFET having a channel length of 0.5 µm and
a drift region length of 3.5 µm, (b) the 0.5 µm gate length SJ-MGFET having a channel
length of 0.25 µm and a drift region length of 1.75 µm, and (c) the 0.25 µm gate length
SJ-MGFET having a channel length of 0.125 µm and a drift region length of 0.875 µm.
Fig. 11 shows the dependence of transconductance (gm) on the gate volt-
age in the three scaled device structures at VDS = 0.1 V . The gm per de-
vice width increases with shorter Lch and thinner tox. The following max-
imum transconductances for three scales SJ-MGFETs have been extracted
at VDS = 0.1 V : (a) gm of 5 mS/mm for the device with Lch = 0.5 µm,
Lgate = 1.0 µm and tox = 35 nm, (b) gm of 20 mS/mm for the device with
Lch = 0.25 µm, Lgate = 0.5 µm and tox = 18 nm; and (c) gm of 56 mS/mm
for the device with Lch = 0.125 µm, Lgate = 0.25 µm and tox = 9 nm. The
SJ-MGFET scaled down to Lgate = 0.25 µm with the thinnest tox shows the
highest transconductance resulting in a larger RF gain having an intrinsic
voltage gain (Av) of 0.16 extracted at VGS = 4.5 V and VDS = 0.1 V [29, 30].
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Figure 11: Transconductance of the three device structures for (a) the 1.0 µm gate length
SJ-MGFET having a channel length of 0.5 µm and a drift region length of 3.5 µm, (b)
the 0.5 µm gate length SJ-MGFET having a channel length of 0.25 µm and a drift region
length of 1.75 µm, and (c) the 0.25 µm gate length SJ-MGFET having a channel length
of 0.125 µm and a drift region length of 0.875 µm.
The cut-off frequency (fT ) [31, 32] can be obtained as 6:
fT =
gm
2 · pi · (Cgs + Cgd) (6)
The maximum operating frequency achieved at VDS = 0.1 V are 0.2 GHz
for the device with Lgate = 1.0 µm, 0.6GHz for the device with Lgate = 0.5 µm,
and 0.9 GHz for the device with Lgate = 0.25 µm, respectively.
Fig. 12 shows a comparison of performance of the three scaled transistors
during gate turn-on transient simulations when the devices are ramped to
VDS = 10.0 V at VGS = 10.0 V , neglecting a circuit resistance Rc and a stray
inductance Ls. A capacitance of 0.5pF is specified to emulate the gate drain
interconnect and an external resistor of 1kΩ to simulate a load resistance
between the drain and the drive. Hence, SJ-MGFETs with Lgate of 0.5 µm
and 0.25 µm offer a switching turn-off time (toff ) of approximately 0.2 ns
and 0.05 ns, respectively, compared with the 1 ns (toff ) in the SJ-MGFET
with 1 µm gate length.
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Figure 12: Switching waveforms from the gate turn-on transient simulations with a device
ramped to VDS = 10 V and VDS = 10 V for (a) the device with Lch = 0.5 µm, and
Lgate = 1.0 µm; (b) the device with Lch = 0.25 µm, and Lgate = 0.5 µm; and (c) the
device with Lch = 0.125 µm, and Lgate = 0.25 µm.
The trade-off between BV andRon,sp for the simulated SJ-MGFETs scaled
down to 0.5 µm and 0.25 µm gate lengths are compared with the ideal silicon
limit and with various conventional LD-MOSFETs in Fig. 13. The simula-
tions show that the SJ-MGFET with 0.25 µm gate length achieves a low
Ron,sp (VGS = 10 V ) of 2.24 mΩ.mm
2 and BV = 26 V with Ldrift = 0.875 µm
and the SJ-MGFET with 0.5 µm gate length offers a Ron,sp (VGS = 10 V )
of 7.68 mΩ.mm2 and BV = 48 V with Ldrift = 1.75 µm, respectively. The
SJ-MGFET scaled to the 0.5 µm gate length leads to 16% reduction in Ron,sp
compared to superjunction UMOSFET (SJ-UMOSFET) at the same BV rat-
ing [33], 73% reduction compared to Floating RESURF (FRESURF) at the
same BV rating [34], 78% reduction compared to dual RESURF LDMOS at
the same BV rating [35], and 85% reduction compared to isolated low NLD-
MOS at the same BV rating [36]. The SJ-MGFET scaled to the 0.25 µm
gate length has Ron,sp lower by 90% compared to isolated low NLDMOS [36]
at the same breakdown voltage rating.
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Figure 13: Specific on-resistance as a function of the breakdown voltage of the
scaled down SJ-MGFET compare with the reported conventional LDMOSFETs and SJ-
LDMOSFETs [33, 34, 35, 36] devices.
The SJ-MGFET scaled to 0.5 µm gate length offers superior performance
in term of high drive current, switching speed, BV and Ron,sp compared with
the 1 µm gate length SJ-MGFET. The combination of these fourfold benefits
with the reduction in device dimensions suggests a better architecture design
in achieving a larger number of transistors per chip and a higher integra-
tion. Although, the SJ-MGFET scaled to the 0.25 µm gate length achieves
the largest device dimension reduction with a vastly superior drive current
and improved transconductance. However, the extreme scaling of the gate
oxide thickness and decrease in the channel length limits the device voltage-
sustaining capability. In addition, a fabrication of the aligned deep trenched
gate structure with a small channel length within the non-planar SOI power
technology is challenging, costly and technologically limited.
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5. Conclusions
The scaling of non-planar SJ-MGFETs following conventional scaling
rules [37, 38] requires a subsequent optimisation of their SJ unit. The lat-
eral scaling and optimisation of the 1 µm gate length SJ-MGFET to gate
lengths of 0.5 µm and 0.25 µm using Silvaco TCAD simulations has shown
that the FoM of this non-planar transistor can be substantially improved in-
cluding physical density, switching speed, drive current, breakdown voltage
and specific on-resistance (Ron,sp). The scaling and optimisation of the over-
all device design have achieved a low specific on-resistance of 7.68 mΩ.mm2
and 2.24 mΩ.mm2 (VGS = 10 V ), and breakdown voltages of 48 V and 26 V
for the 0.5 µm and 0.25 µm gate length SJ-MGFETs, respectively. Our in-
vestigations have also shown that excessive channel doping in the scaled SJ-
MGFETs offers no significant improvement in the device avalanche capability
during charge balanced condition. With the twofold benefits of device dimen-
sion reduction and optimised fully-depleted SJ multi-gate architecture, the
transistor can offer a superior performance in achieving a higher levels of in-
tegration, a maximum breakdown voltage, a minimum specific on-resistance,
and excellent FoM in sub-50 V applications.
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